

**UNCLASSIFIED**

RDT&E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)						DATE February 2006	
APPROPRIATION/BUDGET ACTIVITY RDT&E, Defense-wide BA2 Applied Research			R-1 ITEM NOMENCLATURE Electronics Technology PE 0602716E				
COST (In Millions)	FY 2005	FY2006	FY2007	FY 2008	FY 2009	FY 2010	FY 2011
Total Program Element (PE) Cost	254.514	239.959	246.978	244.651	244.775	249.025	249.025
Electronics Technology ELT-01	254.514	239.959	246.978	244.651	244.775	249.025	249.025

**(U)     Mission Description:**

(U)     This program element is budgeted in the Applied Research budget activity because its objective is to develop electronics that make a wide range of military applications possible.

(U)     Advances in microelectronic device technologies, including digital, analog, photonic and MicroElectroMechanical Systems (MEMS) devices, continue to have significant impact in support of defense technologies for improved weapons effectiveness, improved intelligence capabilities and enhanced information superiority. The Electronics Technology program element supports the continued advancement of these technologies through the development of performance driven advanced capabilities, exceeding that available through commercial sources, in electronic, optoelectronic and MEMS devices, semiconductor device design and fabrication techniques, and new materials and material structures for device applications. A particular focus for this work is the exploitation of chip-scale heterogeneous integration technologies that permit the optimization of device and integrated module performance.

(U)     The phenomenal progress in current electronics and computer chips will face the fundamental limits of silicon technology in the early 21st century, a barrier that must be overcome in order for progress to continue. Another thrust of the program element will explore alternatives to silicon based electronics in the areas of new electronic devices, new architectures to use them, new software to program the systems and new methods to fabricate the chips. Approaches include nanotechnology, nanoelectronics, molecular electronics, spin-based electronics, quantum-computing, new circuit architectures optimizing these new devices, and new computer and electronic systems architectures. Projects will investigate the feasibility, design, and development of powerful information technology devices and systems using approaches to electronic device designs that extend beyond traditional Complementary Metal Oxide Semiconductor (CMOS) scaling, including non-silicon based materials technologies, to achieve low cost, reliable, fast and secure computing, communication, and storage systems. This investigation is aimed at developing new capabilities; from promising directions in the design of information processing components using both inorganic and organic substrates, designs of components and systems leveraging quantum effects and chaos, and innovative approaches, to computing designs

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 1 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

incorporating these components for such applications as low cost seamless pervasive computing, ultra-fast computing, and sensing and actuation devices. This project has five major thrusts:

- **Electronics:** The manipulation of electrons in digital, analog, and mixed signal circuits for sensing, processing, and communications. This thrust includes such programs as Advanced Digital Receiver, Advanced Microsystems Technology Program, Applications of Molecular Electronics, Clockless Logic, Feedback-Linearized Microwave Amplifiers, High Frequency Wide Band Gap Semiconductor Electronics Technology, High Power Wide Band Gap Semiconductor Electronics Technology, Metamorphic Computing, Advanced Digital Receiver Technology, Quantum Entanglement Science and Technology, Robust Integrated Power Electronics, Submillimeter Wave Imaging, Technology for Frequency Agile Digitally Synthesized Transmitters, Trusted Uncompromised Semiconductor Technology, Design Tools for 3-Dimensional Electronic Circuit Integration, and Processing Algorithms with Co-design of Electronics.
- **Photonics:** The generation, detection, and modulation of photons for imaging, communications, and sensing. This thrust encompasses the following programs: Nanowire Electronics and Optoelectronics, Adaptive Focal Plane Arrays, Advanced Precision Optical Oscillator, Analog Optical Signal Processing, Bio-Electronics and Photonics, Chip-to-Chip Optical Interconnects, Linear Photonic RF Front End Technology, Optical Arbitrary Waveform Generation, Solid State Imager/Extended Range Materials, and Ultrabeam.
- **MicroElectroMechanical Systems (MEMS):** Exploitation of the processing tools and materials from semiconductor technology to build electro-mechanical structures at the micro- and nano-scale. The MEMS thrust encompasses: Adaptive Focal Plane Arrays, 3-Dimensional Microelectromagnetic RF Systems, and Radio Isotope Micropower Sources.
- **Architectures:** Exploitation of new arrangements of materials, devices, and circuits to increase performance or reduce power. Programs under this thrust include: HyperX, Terahertz Imaging Focal-Plane Technology, and Polymorphous Computing Architectures.
- **Algorithms:** The exploitation of insights into mathematical constructs for data representation, process control, and discrimination routines by leveraging knowledge of Microsystem hardware operation. Programs under this thrust include: Optoelectronics for Coherent Optical Transmission and Signal Processing, and Multiple Optical Non-redundant Aperture Generalized Sensors.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 2 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

**(U)    Program Accomplishments/Planned Programs:**

	FY 2005	FY 2006	FY 2007
Advanced Digital Receiver	2.800	2.200	0.000

(U)    The Advanced Digital Receiver program will leverage and improve Analog to Digital Converter (ADC) technology to develop Digital Receivers with greatly enhanced performance. Goals include reducing size, weight and power by an order of magnitude, enhancing programmability, flexibility and performance, reducing life cycle cost, and developing ADCs with 16 effective bits, 100 MHz instantaneous bandwidth and >100 dB spurious free dynamic range (SFDR).

**(U)    Program Plans:**

- Demonstrate 1st Pass Sigma-delta Modulator in test fixture.
- Demonstrate 2nd Pass Sigma-delta Modulator in test fixture with ADC-DAC Iteration 1.
- Demonstrate Real-time Digital Receiver Operation by Benchtop Integration of Best Sigma-delta Test Fixture and WAR Decoder Test Fixture.
- Demonstrate 3rd Pass Sigma-delta Modulator in test fixture with ADC-DAC Iteration 2.
- Demonstrate Real-time Digital Receiver Module Prototype (provide 5 modules).

	FY 2005	FY 2006	FY 2007
Advanced Microsystems Technology Program	5.000	5.000	5.000

(U)    This program will explore a range of advanced microsystem concepts well beyond existing current technologies. The program will focus on technologies that exploit three-dimensional structures, new materials for Gieger mode detectors, advance patterning, and extreme scaling in silicon devices. Insights derived in these areas will be exploited in future program initiatives.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 3 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

- (U) Program Plans:
- Establish and exercise multi-project wafer runs for 3D integrated circuits.
  - Demonstrate bonding and functionality of Silicon-On-Insulator circuits to Indium Phosphide detectors.
  - Extend maskless multiple exposure system to 2x smaller features.
  - Demonstrate photoresist capable of multiple in-situ exposure with enhanced resolution.
  - Demonstrate sub-35 nm half-pitch interometric liquid exposure capability.
  - Prepare report analyzing prospects for beyond roadmap technologies.
  - Deliver data on ultra-low voltage operation of Silicon CMOS for DoD applications.

	FY 2005	FY 2006	FY 2007
Applications of Molecular Electronics (MoleApps)	4.233	10.710	2.110

(U) The goal of the MoleApps program is to extend the capabilities being developed in the current Moletronics program to demonstrate the computational processing capabilities of molecular electronics in a system that integrates memory with control logic and data paths. A demonstration processor will be designed and built that can interpret a simple high-level language. This approach will allow the use of simpler processor designs to demonstrate the advantages of nano-scale molecular electronics that do not have the conventional circuitry overhead associated with modern pipeline chip designs.

- (U) Program Plans:
- Construct combinatorial logic functions assembled from molecular-scale components.
  - Use small-scale integration (SSI) to build combinatorial logic functions using molecular-scale components.
  - Construct sequential logic/finite-state machine assembled from molecular-scale components.
  - Add registers or latches in communication with combinatorial logic arithmetic functions.
  - Use medium-scale integration (MSI) to construct sequential logic/finite-state machine assembled from molecular-scale components.
  - Demonstrate molecular electronics sensor array with 50 sensors per square micron capable of detecting 7 agents in 10 seconds with probability of detection > 0.99 and false positive < 10<sup>-5</sup>.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 4 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

	FY 2005	FY 2006	FY 2007
Clockless Logic	3.900	4.700	2.500

(U) The goal of the Clockless Logic program is to develop techniques to reduce the amount of design resources required in chip design and significantly reduce the power and noise to provide improved system operation. Clockless methods will provide more efficient designs especially for military systems with demanding space, weight, power, and noise constraints.

(U) Program Plans:

- Develop method for design of complex chips using clockless logic.
- Enhance tools and methods for design of clockless logic circuits and systems.
- Identify and design complex chips with significant potential for improved system performance and reduced design times.
- Apply clockless design methods to programmable logic devices to provide significant potential for improved system performance and reduced design times.
- Demonstrate performance enhancements of complex chip enabled by clockless logic in radar or similar testbed.

	FY 2005	FY 2006	FY 2007
Energy Starved Electronics (ESE)	0.000	0.750	1.000

(U) The Energy Starved Electronics (ESE) program seeks to develop ultra low power IC devices and circuit design methods for military electronics that must operate where power is severely limited. The objective of the program is to mature both device technology and design techniques to allow operation of devices in the sub threshold (very low voltage) regime beyond where the circuit devices normally operate. The ability to operate an ultra-low power circuit while still maintaining modest performance will enable the successful implementation of many long lived operational systems such as remote sensor networks as well as small unit communications and other wireless applications. The goal of the program will be a 100X improvement in energy per operation over conventional designs operated at low voltage.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 5 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

(U) Program Plans:

- Develop a robust design methodology and sub-threshold standard cell library.
- Implement a feedback control scheme to achieve operation at the minimum energy dissipation point.
- Demonstrate ultra-dynamic voltage scaling methodology that allows performance and energy to be traded-off over several orders of magnitude.
- Establish fundamental limits of energy dissipation of digital circuits taking into account process variations and device impairments (e.g., leakage).

	FY 2005	FY 2006	FY 2007
High Frequency Wide Band Gap Semiconductor Electronics Technology	10.352	20.000	22.000

(U) The High Frequency Wide Band Gap Semiconductor Electronics Technology program is developing high performance, cost effective high power electronic devices that exploit the unique properties of wide band gap semiconductors. Specifically, this program will develop low defect epitaxial films, high yield fabrication processes, and device structures for integrated electronic devices for emitting and detecting high power radio frequency/microwave radiation, and high power delivery and control.

(U) Program Plans:

- Develop bulk and surface process technologies for reducing or mitigating crystallographic defects in wide band gap materials.
- Develop semi-insulating substrates for high frequency devices.
- Design high power enclosures for microwave electronic assemblies.
- Demonstrate large periphery high power devices suitable for microwave and mm-wave operation.
- Demonstrate process reproducibility and minimization of yield limiting factors.
- Establish device characterization for very high power solid-state amplifiers.
- Demonstrate 100 mm Silicon Carbide (SiC) and wide band gap alternate substrates with less than 80 micropipe/cm<sup>2</sup> and resistivity 10<sup>6</sup> ohms-cm.
- Demonstrate epitaxial processes that yield + 3 percent uniformity over 75 mm wide bandgap substrates.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 6 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

- Initiate thermal management study to determine best packaging approach for high power, high frequency microwave and millimeter wave transistors.
- Demonstrate 100 mm SiC and wide band gap alternate substrates with less than 40 micropipe/cm<sup>2</sup> and resistivity 10<sup>7</sup> ohms-cm.
- Demonstrate epitaxial processes that yield + 1 percent uniformity over 100 mm wide bandgap substrates.
- Identify fabrication processes for robust microwave and mm-wave devices.
- Identify thermal management concepts to sustain more than 1 KW/cm<sup>2</sup> power density in high power devices.
- Optimize wide band gap semiconductor materials to achieve 100 mm substrates with less than 10 micropipe/cm<sup>2</sup> and resistivity greater than 10<sup>7</sup> ohms-cm at room temperature.
- Demonstrate fabrication processes for robust microwave and mm-wave devices with RF yields greater than 70 percent.
- Demonstrate thermal management concepts to sustain more than 1KW/cm<sup>2</sup> power density in high power devices.

	FY 2005	FY 2006	FY 2007
High Power Wide Band Gap Semiconductor Electronics Technology	18.827	10.505	12.000

(U) An initiative in High Power Wide Band Gap Semiconductor Electronics Technology will develop components and electronic integration technologies for high power, high frequency microsystem applications based on wide band gap semiconductors.

(U) Program Plans:

- Develop low defect conducting Silicon Carbide (SiC) substrate consistent with yielding 1 cm<sup>2</sup> devices.
- Develop lightly doped, thick (more than 100 micron) SiC epitaxy with low defects to enable 10 kV class power devices.
- Develop low on-state resistance SiC diodes capable of blocking 10 kV.
- Demonstrate SiC wafer and thick epitaxy with less than 1.5 catastrophic defects per cm<sup>2</sup> consistent with 10 kV reverse blocking.
- Initiate work on Megawatt class SiC power device able to switch at more then 100 kHz.
- Initiate work on packaging of high power density, high temperature SiC power electronics.
- Demonstrate megawatt Class SiC power devices.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 7 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

- Demonstrate high power density packaging for greater than 10 kV operations.
- Develop integrated power control logic compatible with high temperature and power SiC power devices.

	FY 2005	FY 2006	FY 2007
HyperX	0.000	2.396	2.000

(U) Many Department of Defense (DoD) systems require processing and analysis of vast amounts of high-dimensional data in the field. The HyperX program will provide the capability for high performance signal processing at significantly lower power in a reconfigurable architecture. The focus of the program is to provide the military with a reconfigurable integrated circuit technology that can achieve high performance application-specific real time signal processing at low enough power to be suitable for embedded applications. In these cases, where severe constraints on power preclude the use of general purpose processing solutions, HyperX chips will provide more than an order of magnitude (10x) increase in both power and throughput performance over the current state-of-the-art reconfigurable Field Programmable Gate Array (FPGA) and general programmable processors.

- (U) Program Plans:
- Demonstrate a novel, reconfigurable IC with significant improvement over current programmable and reconfigurable IC technology.
  - Verify performance of HyperX IC fabric (operate at  $\geq 500\text{MHz}$  and consume  $\leq 250\text{milliwatts}$ ).
  - Develop Integrated Hardware/Software Design Environment Software.

	FY 2005	FY 2006	FY 2007
Metaphoric Computing	0.000	0.000	5.000

(U) Metaphoric computing is a dramatically different approach to computation than the predominant paradigm using digital representation and CMOS digital circuits consisting of logic gates. The conventional digital computing systems work by employing binary data representation and mapping the physics of CMOS transistors on the lowest level computation, namely the logic gate. Metaphoric computing exploits the physics of

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 8 of 34



**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

electronic and photonic systems to enable implementation of complex signal processing algorithms in real time on power-limited platforms. Similarly, modeling and simulations of nonlinear dynamical systems will be accelerated by many orders of magnitude by employing a physics-based approach to computation entailed in metaphoric computing initiative.

(U) Program Plans:

- Design photonic systems to display sophisticated dynamic behavior that is described by nonlinear partial differential equations.
- Transform equations to another set of equations that describe spread of disease or turbulent fluid flow around complex structure.
- Generate and manipulate asynchronous pulse train that is used to represent incoming signals over a wide dynamic range.
- Implement signal processing operation of Independent Component Analysis that is useful in blind signal separation problems.

	FY 2005	FY 2006	FY 2007
Nanowire Electronics and Optoelectronics	0.000	0.000	3.000

(U) The Nanowire Electronics and Optoelectronics program will synthesize, characterize, and apply new nanowire technologies for electronic, optoelectronic, and sensor applications which will enable new types of high-performance, heterogeneous micro- and nanosystems. Additional new types of optoelectronic devices, interconnections, and nanodisplays are also envisioned. Nanowire cell probes capable of reporting intracellular transport processes may open a new type of *in vivo* cellular biosensing for the early detection of BW agent exposure. The program goal is to extend successful nanowire materials synthesis concepts on Silicon substrates into new micro- and nanosystems applications.

(U) Program Plans:

- Achieve controlled materials synthesis, patterning, and control of interface properties.
- Use low-temperature vapor-liquid-solid (VLS) growth of Gallium Arsenide on a lattice-mismatched Silicon substrate.
- Use nanodot nucleation surfaces to initiate vertical nanowire growth.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 9 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		DATE February 2006
APPROPRIATION/BUDGET ACTIVITY RDT&E, Defense-wide BA2 Applied Research	R-1 ITEM NOMENCLATURE Electronics Technology PE 0602716E	

	FY 2005	FY 2006	FY 2007
Advanced Digital Receiver Technology (ADRT)	0.000	0.000	4.000

(U) Aggressively exploiting the pioneering breakthroughs of the Advanced Digital Receiver Technology (ADRT) program, the ADRT program will greatly extend its impact by integrating them into scalable Si-Ge technology (the people's material system). This program will create the next generation Analog-to-Digital Converters (ADC) in low power decoder chip integrated into a compact flip chip package.

- (U) Program Plans:
- Direct RF sampling strategies for 1-20 GHz input range.
  - Correct nonlinear errors of full operational bands.
  - Devise and optimize SiGe/CMOS monolithic RF noise shaping modulator.

	FY 2005	FY 2006	FY 2007
Quantum Entanglement Science and Technology (QuEST)	22.280	24.703	24.110

(U) The Quantum Entanglement Science and Technology (QuEST) program, formerly called the Focused Quantum Systems (FoQuS) program, will explore all facets of the research necessary to create new technologies based on quantum information science. Research in this area has the ultimate goal of demonstrating the potentially significant advantages of quantum mechanical effects in communication and computing. Expected applications include: new improved forms of highly secure communication; faster algorithms for optimization in logistics and wargaming; highly precise measurements of time and position on the earth and in space; and new image and signal processing methods for target tracking. Technical challenges include: loss of information due to quantum decoherence; limited communication distance due to signal attenuation; limited selection of algorithms and protocols; and larger numbers of bits. Error correction codes, fault tolerant schemes, and longer decoherence times will address the loss of information. Signal attenuation will be overcome by exploiting quantum repeaters. New algorithm techniques and complexity analysis will increase the selection of algorithms, as will a focus on signal processing. The QuEST program is a broad-

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 10 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

based program that will continue to explore the fundamental open questions, the discovery of novel algorithms and the theoretical and experimental limitations of quantum processing as well as the construction of efficient implementations.

(U) Program Plans:

- Refine quantum architecture and design solutions for problems such as graph isomorphism, imaging, and signal processing.
- Investigate alternative protocols for secure quantum communication, quantum complexity, and control.
- Integrate improved single and entangled photon sources and detectors into existing quantum communication networks.
- Investigate alternative designs, architectures and devices for quantum communication and demonstrate high-rate (1Gbit/sec) quantum-secure communication over a single link; transition quantum-secure communication to existing DoD mobile testbed.
- Investigate unresolved fundamental issues related to quantum information science.
- Employ qubit architectures to demonstrate an application of interest to the DoD (e.g., quantum repeater, secure metropolitan-area network).
- Demonstrate interoperation between multiple qubit types to interconnect quantum communications links.

	FY 2005	FY 2006	FY 2007
Robust Integrated Power Electronics (RIPE)	2.841	7.580	8.882

(U) The RIPE program will develop new semiconductor materials, devices, and circuits that enable highly compact, highly efficient electronic power converter modules. These new modules will be capable of providing up to 50kW of power per module at a power density of 500W/cubic inch. Based on fundamental material properties, the new power modules will be capable of operating in harsh environments. These new power converters will reduce the launch weight of space-based platforms by hundreds of pounds and will enable new modes of operation where the power conversion is done at the point of load and provides high quality power to payloads. Application of RIPE on Naval surface ships would result in a significant reduction of power supply weight; allowing for additional electronic components and/or weapons.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 11 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

(U) Program Plans:

- Perform concept study to define opportunities for smart power and the potential for integrating silicon carbide, or other wide bandgap semiconductor, with silicon electronics.
- Identify key technical challenges and quantity impact of potential platforms.
- Identify compelling applications.
- Select and optimize wide bandgap materials and processes for smart power circuits.
- Develop integration techniques for silicon carbide, or other wide bandgap semiconductor, onto silicon and/or silicon onto silicon carbide.
- Develop low on-resistance, fast switching silicon carbide power devices with hybrid control electronics.

	FY 2005	FY 2006	FY 2007
Submillimeter Wave Imaging FPA Technology (SWIFT)	0.000	11.850	8.260

(U) The Submillimeter Wave Imaging FPA (Focal Plane Array) Technology (SWIFT) program will develop revolutionary component and integration technologies to enable exploitation of this spectral region. A specific objective will be the development of a new class of sensors capable of low-power, video-rate, background and diffraction limited submillimeter imaging.

(U) Program Plans:

- Develop compact, efficient, and high-power THz sources using new electronic and frequency conversion approaches.
- Develop sensitive and large format receiver arrays, advanced integration, and backend signal processing techniques.
- Develop and demonstrate a submillimeter focal plane imager.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 12 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

	FY 2005	FY 2006	FY 2007
Technology Efficient, Agile Mixed Signal Microsystem (TEAM)	15.732	15.570	10.000

(U) Technology for Efficient, Agile Mixed Signal Microsystems (TEAM) will enable fabrication of high performance mixed signal systems-on-chip that will be the core of the embedded electronics in new platforms that are constrained by size and on-board power.

(U) Program Plans:

- Develop and demonstrate nanoscale silicon-based structures and associated fabrication processes to achieve high-speed analog/RF functions.
- Optimize device and process parameters for high speed mixed signal circuits.
- Produce test devices for analog/RF parameter extraction.
- Demonstrate Complementary Metal Oxide Semiconductor (CMOS) compatible fabrication processes that can yield integration levels greater than 10,000 nanoscale devices.
- Initiate highly parallel densely interconnected architectures with micron-sized vias penetrating stacks of detectors, analog, mixed signal and digital circuits.
- Demonstrate operation of high performance mixed signal circuits based on nanoscale devices.
- Demonstrate low noise interface and high isolation (up to 100 db) between high performance analog circuits and associated digital signal processing.
- Fabricate mixed signal systems on chip with nanoscale transistors.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 13 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		DATE February 2006
APPROPRIATION/BUDGET ACTIVITY RDT&E, Defense-wide BA2 Applied Research	R-1 ITEM NOMENCLATURE Electronics Technology PE 0602716E	

	FY 2005	FY 2006	FY 2007
Technology for Frequency Agile Digitally Synthesized Transmitters (TFAST)	19.591	14.000	10.000

(U) The TFAST program (Ultra High Speed Circuit Technology) will develop super-scaled Indium Phosphide (InP) Heterojunction Bipolar Transistor (HBT) technology compatible with a ten-fold increase in transistor integration for complex mixed signal circuits. Phase I will establish the core transistor and circuit technology to enable the demonstration of critical small scale circuit building blocks suitable for complex mixed signal circuits operating at speeds three times that currently achievable and ten times lower power. Phase II will extend the technology to the demonstration of complex (more than 20,000 transistors) mixed signal circuits with an emphasis on direct digital synthesizers for frequency agile transmitters.

(U) Program Plans:

- Develop material and process technology for super-scaled InP double heterostructure bipolar transistors (DHBTs). Technical approaches will leverage the process technology used in the silicon, and silicon germanium, industry to produce a planar, highly scalable InP HBT.
- Extend the core DHBT and interconnect technology with the implementation of complex mixed signal circuits.
- Develop super-scaled InP HBT processing technology for 0.25 micron and below.
- Develop high current, planar, InP HBTs compatible with high levels of integration.
- Develop greater than 100 GHz mixed signal circuit building blocks.
- Demonstrate record performance InP HBTs in a planar process for complex mixed signal circuits.
- Demonstrate critical mixed signal building block circuit operating at more than 100 GHz.
- Develop circuit designs for direct digital frequency synthesizers (DDS) operating with clock speed up to 30 GHz.
- Define circuit designs and layouts for mm-wave DDS and related complex mixed signal circuits.
- Develop full circuit capability using super-scaled InP HBTs in complex (more than 20,000 transistor) circuits.
- Establish device models and critical design rules.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 14 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		DATE February 2006
APPROPRIATION/BUDGET ACTIVITY RDT&E, Defense-wide BA2 Applied Research	R-1 ITEM NOMENCLATURE Electronics Technology PE 0602716E	

	FY 2005	FY 2006	FY 2007
Feedback-Linearized Microwave Amplifiers	0.000	0.000	5.000

(U) Modern military platforms are requiring increased dynamic range receivers for their onboard communications, in both radar and electronic warfare antenna systems. The goal of this program is to develop RF amplifiers with revolutionary increased dynamic range receivers through the use of linear negative feedback. This program will develop the core technologies and components that may be used as building blocks and/or modules in future system applications. This program will leverage technologies from the TFAST program.

- (U) Program Plans:
- Ensure stability of closed-looped amplifier while not increasing internal latencies from transistors and layout parasites.
  - Address design challenges related to negative feedback.
  - Investigate avoidance of circuit oscillation.

	FY 2005	FY 2006	FY 2007
Terahertz Imaging Focal-Plane Technology (TIFT)	6.625	10.000	15.000

(U) The TIFT program, formerly Imaging Coherent Optical Radar, will demonstrate large, multi-element (> 40K pixels) detector receiver focal plane arrays that respond to radiation in the THz band (> 0.557 THz). The sensor system will be able to operate effectively at standoff range (> 25m) with a high spatial resolution (< 2 cm) limited only by beam diffraction. The imaging receiver will produce a two-dimensional (2D) image in which each pixel records the relative intensity of the THz radiation received on the focal plane within the appropriate section of the field of view of the scene being sensed. The program will achieve intensity sensitivities as close as possible to the thermal background limit at room temperature. The minimal acceptable acquisition time is video-rate (30 Hz). The receiver may be either passive or active (including THz time domain methods). The size, weight, and electrical power requirements will be consistent with portability.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 15 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

(U) Program Plans:

- Demonstrate revolutionary component and integration technologies necessary for the development of a diffraction-limited, video-rate THz (at least  $0.557 \times 10^{12}$  Hz) frequency imaging imager.
- Demonstrate a compact THz source achieving at least 10 mW of average power and 1% wall plug efficiency, as required for active illumination and/or for local oscillators in heterodyne or homodyne detection schemes.
- Demonstrate a THz receiver capable of achieving a noise equivalent power of less than  $1 \text{ pW/Hz}^{1/2}$  as measured with an integrated acquisition time of no more than 30 ms and a pre-detection bandwidth of no more than 50 GHz, as required in order to achieve a system-level noise equivalent delta temperature of 1K or better.

	FY 2005	FY 2006	FY 2007
Trusted, Uncompromised Semiconductor Technology (TrUST)	0.000	0.000	5.000

(U) The TrUST program will explore techniques to insure Integrated Circuits (IC's) of interest to the DoD can be certified as trustworthy after fabrication. These efforts will compliment other maskless lithography and verifiable design programs. The first thrust will develop new tools and techniques for rapidly analyzing fabricated circuits and comparing the circuit topology to that of the design produced at the trusted design source. The second thrust will exploit emerging research in 3D stacked and monolithic circuits to distribute, or segment, a complex IC into smaller sub-circuits. In this way, the sub-circuits can be fabricated separately, making it more difficult to compromise the complete circuit and making it easier to characterize each circuit for trustworthiness. This approach will also leverage the performance advances projected for 3D architectures. The final thrust will explore novel ways to add "hardware jacket" to complete IC's that will service to monitor the circuits' performance and raise a flag if unspecified operations are encountered.

(U) Program Plans:

- Develop new tools and techniques for rapidly analyzing fabricated circuits and comparing the circuit topology to that of the design produced at the trusted design source.
- Exploit emerging research in 3D stacked and monolithic circuits to distribute, or segment, a complex Integrated Circuits (IC) into smaller sub-circuits.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 16 of 34



**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

- Explore novel ways to add “hardware jacket” to complete ICs that will service to monitor the circuits’ performance and raise a flag if unspecified operations are encountered.
- Develop distributed circuit architectures by building trusted circuits through 3D segmented designs.
- Explore Integrated Circuit monitoring for deployed performance verification.

	FY 2005	FY 2006	FY 2007
Adaptive Focal Plane Arrays (AFPA)	9.503	12.170	10.039

(U) The goal of this program is to demonstrate high-performance focal plane arrays that are widely tunable across the entire infrared (IR) spectrum (including the short, middle and long-wave infrared bands), thus enabling “hyperspectral imaging on a chip.” The Adaptive Focal Plane Array (AFPA) program will also allow for broadband Forward Looking Infrared (FLIR) imaging with high spatial resolution. These AFPAs will be electrically tunable on a pixel-by-pixel basis, thus enabling the real-time reconfiguration of the array to maximize either spectral coverage or spatial resolution. The AFPAs will not simply be multi-functional, but rather will be adaptable by means of electronic control at each pixel. Thus, the AFPAs will serve as an intelligent front-end to an optoelectronic microsystem. The AFPA program outcome will be a large format focal plane array that provides the best of both FLIR and Hyper-Spectral Imaging (HSI).

- (U) Program Plans:
- Develop component technology (tunable IR photodetectors).
  - Integrate detector array.
  - Demonstrate pixel-by-pixel electrical tunability in IR.
  - Demonstrate AFPA prototype field using a large format array.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 17 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		DATE February 2006
APPROPRIATION/BUDGET ACTIVITY RDT&E, Defense-wide BA2 Applied Research	R-1 ITEM NOMENCLATURE Electronics Technology PE 0602716E	

	FY 2005	FY 2006	FY 2007
Advanced Precision Optical Oscillator (APROPOS)	7.600	9.700	7.200

(U) The APROPOS program will leverage advances in materials and lasers to develop new precision microwave-stable local oscillators with extremely low phase noise (up to 50 dB better than the current state of the art) at small offsets from microwave carrier frequencies. This capability will enhance performance of radar, electronic warfare and communications systems in weak signal detection at increased stand off ranges, slow moving target detection, clutter suppression, and electronic warfare fingerprinting (specific emitter identification).

(U) Program Plans:

- Improve phase noise power spectral density by 25 dB and prove the utility of multi-line laser cavities and opto-electronic oscillators.
- Identify and characterize environmental susceptibilities and define path to 50 dB improvement over state of the art.
- Demonstrate 50 dB improvements in lab setting.
- Develop miniaturization approach and packing concept to mitigate environmental susceptibilities.
- Miniaturize devices in ruggedized packages.
- Demonstrate performance in tactical environments by inserting in system testbeds.

	FY 2005	FY 2006	FY 2007
Analog Optical Signal Processing (AOSP)	7.969	3.989	0.000

(U) Analog Optical Signal Processing (AOSP) will significantly enhance the performance of, and enable entirely new capabilities and architectures for tactical and strategic RF systems. The program will expand the dynamic range-bandwidth and time-bandwidth limits by a factor of 1,000 through the introduction of analog optical signal processing components into the system front ends.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 18 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

(U) Program Plans:

- Perform analysis of analog signal characteristics of military RF systems.
- Create, model and simulate new photonic-based optical signal processing techniques of ultra-high bandwidth analog signals.
- Evaluate anticipated system performance improvements due to novel signal processing algorithms and determine the resulting photonic component performance requirements.
- Test and evaluate signal processing techniques of analog signals.
- Evaluate photonic component performance requirements.
- Design, fabricate and test individual photonic components capable of meeting RF signal processing requirements.
- Determine the most promising approaches for development of integrated, chip-scale components using new materials and processing technologies.
- Determine interface requirements.
- Evaluate the suitability of the new components for use in prototype modules.
- Down-select to the most promising approaches and begin prototype module assembly.
- Construct testbeds capable of fully characterizing the photonic-based RF signal processing components.

	FY 2005	FY 2006	FY 2007
Bio-Electronics and Photonics	0.000	0.000	6.000

(U) The Bio-Electronics and Photonics program will demonstrate new capabilities in protein- and DNA-based optical and electronic media that will address the challenge of high density storage without loss of rapid access time.

(U) Program Plans:

- Develop new synthetic or engineered natural chromophores that possess both sufficient chromophore density and optical cross-section.
- Use DNA as a low loss cladding layer for electro-optic (EO) devices, i.e., waveguides.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 19 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

- Demonstrate sub-wavelength addressing techniques.
- Demonstrate high density, rapid access logic gates and memories.

	FY 2005	FY 2006	FY 2007
Chip-to-Chip Optical Interconnects	6.554	4.709	5.000

(U) Continuing advances in integrated circuits technology are expected to push the clock rates of Complimentary Metal Oxide Semiconductor (CMOS) chips into 10GHz range over the next five-to-seven years. At the same time, copper-based technologies for implementing large number of high speed channels for routing these signals on a printed circuit board and back planes are expected to run into fundamental difficulties. This performance gap in the on-chip and between-chip interconnection technology will create data throughput bottlenecks affecting military-critical sensor signal processing systems. To address this pressing issue, this program will develop optical technology for implementing chip-to chip interconnects at the board and back plane level.

(U) Program Plans:

- Develop high-linear density, low loss optical data transport channels that can be routed to ~1 meter distance in a geometric form factor compatible with a printed circuit board.
- Demonstrate high speed (faster then 10 GBps), low power (less then 50 mW) optical transmitter/receivers.
- Integrate optical transmitters/receivers and optical data paths with electronic packaging and manufacturing approaches.

	FY 2005	FY 2006	FY 2007
Linear Photonic RF Front End Technology (PHOR-FRONT)	0.000	0.000	6.594

(U) The goal of this program is to develop photonic transmitter modules that can adapt their frequency response and dynamic range characteristics to mate with the full spectrum of narrow-band and broadband microwave transmission applications covering the 2 MHz – 20 GHz

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 20 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

range. These field programmable, real-time adaptive photonic interface modules will find application in high dynamic range communications, radar and Electronic Warfare (EW) antenna applications.

(U) Program Plans:

- Develop photonic transmitter modules to allow tunable frequency and impedance matching to arbitrary antenna structures, with adaptive pre-distortion, feedback and feed-forward linearization schemes.
- Transition into airborne, space and maritime platforms where wideband communications, radar and EW apertures, with size, weight and power advantages are needed.

	FY 2005	FY 2006	FY 2007
Optical Arbitrary Waveform Generation (OAWG)	0.000	6.265	10.282

(U) The ultimate vision for the Optical Arbitrary Waveform Generator (AWG) program is to demonstrate a compact, robust, practical, stable octave-spanning optical oscillator, integrated with an encoder/decoder capable of addressing individual frequency components with an update rate equal to the mode-locked repetition rate. This would provide an unprecedented level of performance for optical systems, and enable numerous high level applications, including sub-diffraction-limited imaging and ultra-wideband optical communications.

(U) Program Plans:

- Demonstrate technology for producing (and detecting) arbitrary coherent optical waveforms with > with positive linear chirp of 1000 GHz with fidelity of <5% least-squared deviation from mathematical ideal waveform, accounting for interference from adjacent waveforms.
- Demonstrate production of single-cycle, 3 GHz square wave (pulse train duration of 0.67 ns) with fidelity of <1% least-squared deviation from mathematical ideal waveform.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 21 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		DATE February 2006
APPROPRIATION/BUDGET ACTIVITY RDT&E, Defense-wide BA2 Applied Research	R-1 ITEM NOMENCLATURE Electronics Technology PE 0602716E	

	FY 2005	FY 2006	FY 2007
Optoelectronics for Coherent Optical Transmission & Signal Processing	0.000	4.995	6.705

(U) The goal of this program is to develop optoelectronic component technologies that enable increased physical layer security in optical transmission systems through the synergistic use of coherent optical technologies and high-speed electronics. Secure, high-capacity free-space communications is essential for the transformational communications architecture to be realized. Both digital and analog transmission will be considered.

(U) Program Plans:

- Develop compact stable lasers, local oscillators and frequency combs (<10 Hz linewidths with <1 kHz long-term accuracy), high-speed quadrature optical modulators (>6 bit/s/Hz spectral efficiency with 100 GHz signaling rates), and digital homodyne receivers.
- Transition into airborne, space and maritime platforms where secure, high-capacity military optical networks for targeting and imaging are coveted.

	FY 2005	FY 2006	FY 2007
Solid State Imager/Extended Range Materials/Long WL High Gain Optical Sensors	0.000	2.000	3.000

(U) Imaging in the near-to-mid wave spectral region provides the capability to penetrate atmospheric obscurants and image where conventional sensors cease to generate data or produce severely degraded information. New materials and concepts for solid state imaging are essential to take advantage of this novel imaging regime, providing the capability to see where others cannot. This development includes new material concepts, such as quantum dots and superlattice structures, which offer the ability to precisely tailor the spectral band, and potentially operate at or near room temperature. In addition, new solid state sensor concepts will be developed to spatially and temporally co-register each pixel in the image to implement novel on-chip processing for noise cancellation and clutter rejection in severely degraded environments.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 22 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

- (U) Program Plans:
- Develop new material concepts.
  - Develop new solid state sensors concepts.

	FY 2005	FY 2006	FY 2007
Ultrabeam	3.539	1.344	1.000

(U) The UltraBeam program involves conversion of femtosecond duration ultraviolet laser light pulses to x-rays and the study of intense x-ray pulse propagation in various media.

- (U) Program Plans:
- Validate the scientific feasibility of the conversion and propagation processes.
  - Demonstrate a working laboratory model involving higher beam energies and shorter pulse durations.

	FY 2005	FY 2006	FY 2007
3-D Microelectromagnetic RF Systems (3-D MERFS)	7.524	5.800	3.960

(U) The 3-D Microelectromagnetic RF systems (3-D MERFS) program will develop complete millimeter wave (MMW) active arrays on a single or a very small number of wafers. The program will exploit new technologies being developed commercially that allow Gallium Arsenide active components to be placed on Silicon wafers, and advances in Indium Phosphide and Silicon Germanium that may allow an entire MMW Electronically Scanned Array (ESA) to become very highly integrated on a sandwich of wafers. At lower frequencies, the large spacing between radiating elements precludes the efficient use of the wafer real estate for fabricating the entire ESA, but at Ka and W- bands, the element spacing is small enough to allow an ESA to be made with active transmit/receive chips and control circuits on one layer, radiators on another, and a feed system on a third. This could potentially make them very cheap, compact, lightweight and reliable. This would enable the development of new MMW ESAs of a six inch diameter or less for seekers, communication arrays for point-to-point communications, sensors for smart munitions,

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 23 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

robotics and small remotely piloted vehicles. This program will build upon technology developed under the Vertically Interconnected Sensor Array program.

(U) Program Plans:

- Survey the emerging commercial MMW technology base and identify the best candidate processes for the MMW ESA application.
- Develop the optimal ESA architectures for wafer fabrication.
- Determine requirements for MMW ESAs that match the expected performance.
- Design, build, and test candidate ESA designs.
- Design, build, and test full ESA seeker or other system using the wafer fabrication technology.

	FY 2005	FY 2006	FY 2007
Chip Scale Atomic Clock	21.532	4.023	5.000

(U) The Chip Scale Atomic Clock will demonstrate a low-power chip scale atomic-resonance-based time-reference unit with stability better than one part per billion in one second. Application examples of this program will include the time reference unit used for GPS signal locking.

(U) Program Plans:

- Demonstrate feasibility and theoretical limits of miniaturization of cesium clock.
- Demonstrate subcomponent fabrication, including atomic chamber, excitation and detection function.
- Demonstrate design and fabrication innovation for atomic-confinement cell and for GHz resonators suitable for phase locking or direct coupling with atomic confinement cell.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 24 of 34



**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

	FY 2005	FY 2006	FY 2007
Radioisotope Micropower Sources (RIMS)	8.392	11.137	12.014

(U) This effort will seek to develop the technologies and system concepts required for safely producing electrical power from radioisotope materials for portable and mobile applications, using materials that can provide passive power generation. There will also be research in compact radioisotope battery approaches that harness MEMS technology to safely and efficiently convert radioisotope energy to either electrical or mechanical power while avoiding lifetime-limiting damage to the power converter caused by highly energetic particles (e.g., such as often seen in previous semiconductor approaches to energy conversion). The goal is to provide electrical power to macro-scale systems such as munitions, unattended sensors, and weapon systems, RF ID tags, and other applications requiring relatively low (up to tens of milliwatts) average power.

(U) Program Plans:

- Develop and demonstrate core technologies of radioisotopes and the manufacturing of alpha and/or beta capture mechanisms to show advances in power output at high conversion factors, material stability, and particle capture in a small form factor with high conversion efficiencies, while operating within safety considerations and limitations.
- Demonstrate reasonable longevity for the chosen radioisotope-to-electrical or radioisotope-to-mechanical power conversion technique.
- Demonstrate actual, long-lasting power generation by the chosen radioisotope-to-electrical or radioisotope-to-mechanical conversion method.

	FY 2005	FY 2006	FY 2007
Design Tools for 3-Dimensional Electronic Circuit Integration	9.718	10.649	10.272

(U) This program will develop a new generation of Computer Aided Design (CAD) tools to enable the design of integrated three-dimensional electronic circuits. The program will focus on methodologies to analyze and assess coupled electrical and thermal performance of electronic circuits and tools for the coupled optimization of parameters such as integration density, cross talk, interconnect latency and thermal management. The goals of this initiative are to develop a robust 3-D circuit technology through the development of advanced process capabilities and the design

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 25 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

tools needed to fully exploit a true 3-D technology for producing high performance circuits. The deliverables from this program will have a significant impact on the design of mixed signal (digital/analog/RF) systems and Systems-on-a-Chip for high performance sensing, communication and processing systems for future military requirements.

- (U) Program Plans:
- Apply 3D design tools to test structure.
  - Fabricate and test structures.
  - Verify models against data.

	FY 2005	FY 2006	FY 2007
Multiple Optical Non-Redundant Aperture Generalized Sensors (MONTAGE)	5.454	4.070	4.248

(U) The MONTAGE program will implement a revolutionary change in the design principles for imaging sensor systems, enabling radical transformation of the form, fit, and function of these systems for a wide variety of high-value DoD applications. Significant improvements in the performance, affordability, and deployability of imaging sensor systems will be obtained through rational co-design and joint optimization of the imaging optics, the photo sensor array and the post-processing algorithms. By reaching well beyond conventional designs, MONTAGE sensors will realize optimal distribution of information handling functions between analog optics and digital post-detection processing.

(U) Specific demonstrations include reduction of the depth/thickness of an imaging sensor by an order of magnitude without compromising its light gathering ability or resolution. This dramatic reduction in thickness will then allow the imaging sensors to be deployed conformally around a curved surface of a platform (e.g., UAV, tank, or helmet). Furthermore, the flexibility generated by the incorporation of post-processing in the image formation will allow variable resolution image formation, which in turn reduces the data load for subsequent image exploitation and communication systems. Advanced post-processing algorithms will support video operation at frame rates in excess of 10 frames per second using standard computing platforms.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 26 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

- (U) Program Plans:
- Develop novel optical designs allowing depth reduction by 10X.
  - Concurrent with optics design, develop sensor array design and post-processing algorithms to realize signal-to-noise ratio and resolution of comparable optical aperture.
  - Demonstrate ability to allocate highest spatial resolution to specified regions of interest in the image while maintaining medium resolution elsewhere.
  - Develop architectures for surpassing detector size-limited resolution and potentially exceed optically limited resolution.
  - Demonstrate operation of a thin imaging system deployed on a curved surface.
  - Demonstrate real time performance of thin imaging systems in representative DoD applications with performance evaluated using application-specific metrics for image quality, sensor cost, power consumption, mechanical properties.

	FY 2005	FY 2006	FY 2007
Polymorphous Computing Architecture (PCA)	30.206	11.392	2.802

(U) The Polymorphous Computing Architectures (PCA) program is developing a revolutionary approach to the implementation of embedded computing systems to support reactive multi-mission, multi-sensor, and in-flight retargetable missions. This revolutionary approach will also reduce payload adaptation, optimization and verification processes from years to minutes. Current DoD embedded computing systems can be characterized as static in nature, relying on hardware-driven, heterogeneous point-solutions that represent static architectures and software optimizations. The program breaks the current development approach of hardware first and software last by moving beyond conventional silicon to flexible polymorphous computing systems. The key efforts of this revolutionary step forward in embedded computing systems are: (1) define critical reactive computing requirements and critical micro-architectural features; (2) explore, develop and prototype reactive polymorphous computing concepts; (3) explore, develop and prototype multi-dimensional verification and validation techniques for dynamic reactive missions; (4) provide early experimental testbeds and prototype polymorphous computing systems; and (5) extend PCA to enable early commercial product development and transition to the DoD and intelligence communities. The most promising PCA architectures, which include eXtended Tera-op Reliable Intelligently Adaptive Processing System (TRIPS) and eXtended MOrphable Networked microARCHitecture (MONARCH), are being further developed for transition to specific DoD and intelligence platforms. The result will be a new generation of on-board, embedded computing

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 27 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

processing capability that will be mission and technology agnostic yet highly optimizable for each new mission scenario. This processing capability will provide tactical and strategic mission tempo opportunities as well as technical upgradeability over the life of the computing system. Based on an average of four major upgrades over a 30-year period, significant savings of up to 45 percent in development and deployment costs may be achieved over the life of a typical DoD embedded computing system.

(U) Program Plans:

- Develop multi-dimensional reactive computing optimization, verification techniques.
- Model, simulate and characterize complete candidate polymorphic computing systems including hardware elements, morphware, run-time systems and tools.
- Perform early small scale proof-of-concept testing, integration and evaluation of early polymorphic computing architecture prototypes.
- Demonstrate and quantify the potential of full up polymorphic computing architecture systems for the DoD and their complementary commercial viability.
- Select, develop, and perform a DoD risk reduction effort for a multi-mission application.
- Set the stage for technology transition to commercial and defense contractor communities in support of DoD applications.
- Perform early commercial product development and transition to the DoD and intelligence on-board embedded processing communities.

	FY 2005	FY 2006	FY 2007
Vertically Interconnected Sensor Arrays (VISA)	8.526	3.358	2.000

(U) The Vertically Interconnected Sensor Arrays (VISA) program will develop and demonstrate vertically interconnected, focal plane array (FPA) read-out technology capable of more than 20-bits of dynamic range, enabling significant advances in the functionality of infrared systems. The extremely high dynamic range will be accomplished by novel multilayer read-out circuits. These circuits will enable imaging at more than 20-bits of dynamic range, whereas the current state of the art is over an order of magnitude lower. Adaptive read-out circuits will be vertically connected to individual detectors in either monochromatic or stacked multicolor 2D staring arrays. The ability to bring signal directly from the

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 28 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

detectors to the read-outs (i.e., vertical interconnection) without first going through row-column multiplexers will allow for high frame rates concurrently with high resolution images. A companion application-oriented program is funded in 6.3 (PE 0603739E).

(U) Program Plans:

- Develop a wafer stacking process incorporating high-density vias and design novel circuits that enable high frame rates, counter-measure hardening and adaptive signal processing functions on a concept test chip.
- Demonstrate a high dynamic range Analog/Digital VISA technology based sensor designed with advanced high performance circuit architecture implemented in stacked semiconductor process with high-density interconnections.
- Determine the best bands for improving the detection of objects in varying degrees of fog.

	FY 2005	FY 2006	FY 2007
CAD-QT (Cognitively Augmented Design for Quantum Technology)	0.000	1.902	2.000

(U) Develop and demonstrate revolutionary robust optimization-based methodology for the design of electronic and photonic devices whose novel functional capabilities derive from operation within the quantum regime. This program will transform the device designer's art from its current intuition-based ad-hoc exploitation of quantum effects, which provides at best incremental advances in suboptimal devices. CAD-QT will replace this with computational design tools amplifying the designer's experience and capability for systematic exploration of complex multi-physics systems. Use of these tools is expected to dramatically reduce the time and expense required to create practical devices and systems which optimally harness quantum effects to obtain desired function.

(U) Program Plans:

- Validate CAD-QT system by employing it to design optoelectronic modulator devices performing significantly beyond the current state of the art.
- Investigate the exploitation of new fields of nanophotonics and plasmonics, in which metal nanostructures convert electromagnetic radiation into charge density waves.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 29 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

	FY 2005	FY 2006	FY 2007
Direct Analog To Target ID - Non-Linear Math for Mixed Signal Microsystems	4.720	0.792	0.000

(U) The principal goal of this program is to demonstrate a significant linearity enhancement capability based upon a digital signal processing approach, implemented in a high performance, very large scale integration (VLSI) chip, that will enable wideband high-dynamic range sensor systems to be developed in a cost effective manner.

(U) Program Plans:

- Develop broadly applicable methodologies for exploiting novel encoding strategies, closed loop adaptive equalization, integration of sensing and processing, and application-specific knowledge in order to provide revolutionary advances in information conversion.
- Explore novel architectures leveraging intelligent pre-processing based upon space, time, and mathematical transformations of analog measurements and employing cooperative integration of analog and digital processing to obtain required system level performance.
- Work with new classes of quantization devices based on novel “error correcting” representations of numbers, such as beta encoders, phase encoders, geometric invariants.

	FY 2005	FY 2006	FY 2007
Processing Algorithms with Co-design of Electronics (PACE)	0.000	0.000	4.000

(U) The Processing Algorithms with Co-design of Electronics (PACE) program seeks to develop the capability of rapid implementation of novel, high performance signal processing methodologies on readily available integrated circuit platforms. The PACE program will use an interdisciplinary treatment of areas usually examined in isolation, combining military signal processing applications with a rigorous treatment of advanced algorithms and integrated circuit design. By treating both hardware and algorithm optimization/exploitation in a unified way, processing performance can be exponentially increased and design time can be decreased by orders of magnitude compared to traditional implementations. This is accomplished by the development of automated exploration design tools for optimizing over a broad range of algorithmic options and

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 30 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

circuit implementations that exceed the capabilities of human designers. Optimization criteria across the software and hardware include data representations, operations on the data, available hardware resources, on-chip and off-chip latencies, bandwidth and power. This approach is intended to be applicable to a variety of platforms as diverse as heterogeneous reconfigurable architectures, such as the state-of-the-art Field Programmable Gate Array (FPGA)s, or standard cell/structured Application Specific Integrated Circuits (ASIC)s. Recent advances in tractable robust optimization methodologies provide an essential enabler for practical realization of this vision.

(U) Program Plans:

- Establish algorithm classifications for critical military signal processing applications.
- Develop fast robust multi-objective function optimization methodologies.
- Develop fast simulation techniques for determining performance of those algorithms on the target IC fabric.
  
- Design of a system for choosing the optimal algorithm implantation given hardware and mission constraints.
- Create circuit tools that work with algorithm optimization engine for rapid IC implementation.

	FY 2005	FY 2006	FY 2007
NanoElectronics Defense and Security Initiative	1.500	0.000	0.000

(U) Program Plans:

- Developed cryo-electronic components for use in large military power systems. The initial focus was on Navy Ship Power Conversion.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 31 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

	FY 2005	FY 2006	FY 2007
Nanoscale Organic Spintronics	1.396	0.000	0.000

- (U) Program Plans:
- Synthesized and characterized organic compounds for solid state devices using electronic spins and construct solid state devices from 2 and 3 qubit molecular systems.

	FY 2005	FY 2006	FY 2007
Center for Optoelectronics and Optical Communications	5.000	0.000	0.000

- (U) The Center for Optoelectronics and Optical Communications program investigated advances in optical communications.

- (U) Program Plans:
- Continued optoelectronic and optical communications development.

	FY 2005	FY 2006	FY 2007
Fabrication of 3D Structures/Characterization, Reliability, & Application	1.800	0.000	0.000

- (U) The goal of the Fabrication of Three Dimensional Structures program was to investigate multi-chip module technology.

- (U) Program Plans:
- Continued the development of key technologies behind a packaging concept that used a stacked multi-chip module approach to reduce interconnect length and increase physical connectivity between layers of electronics.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 32 of 34



**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

	FY 2005	FY 2006	FY 2007
Testing & Evaluation of Advanced Composites	1.400	0.000	0.000

(U) This program initiated development of testing and evaluation processes for advanced composite materials.

	FY 2005	FY 2006	FY 2007
National Secure Foundry Initiative (SAFFE)	0.000	1.200	0.000

(U) The Secure Advanced Electronics Fabrication Facility for Electronics (SAEFF) aims to support and develop nanoelectronics innovations in support of homeland security and national defense applications, with target products ranging from power electronics systems, advanced superconductors, integrated “nanochip” solutions for lithography, 3-D integration, device modeling and simulation, and metrology applications.

	FY 2005	FY 2006	FY 2007
Semiconductor Nanoelectronics Research	0.000	0.500	0.000

(U) Scaling down of semiconductor device feature sizes has led to advanced electronic components and new capabilities for signal and data processing. This program is pursuing research concepts for shrinking semiconductor devices to the nanoscale and exploring applications to integrated microsystems.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 33 of 34

**UNCLASSIFIED**

<b>RDT&amp;E BUDGET ITEM JUSTIFICATION SHEET (R-2 Exhibit)</b>		<b>DATE</b> February 2006
<b>APPROPRIATION/BUDGET ACTIVITY</b> RDT&E, Defense-wide BA2 Applied Research	<b>R-1 ITEM NOMENCLATURE</b> Electronics Technology PE 0602716E	

<b>(U)    <u>Program Change Summary:</u> <i>(In Millions)</i></b>	<b><u>FY 2005</u></b>	<b><u>FY 2006</u></b>	<b><u>FY 2007</u></b>
Previous President's Budget	261.406	241.736	249.453
Current Budget	254.514	239.959	246.978
Total Adjustments	-6.892	-1.777	-2.475
 Congressional program reductions	 -0.201	 -3.477	
Congressional increases	0.000	1.700	
Reprogrammings	0.000		
SBIR/STTR transfer	-6.691		

**(U)    Change Summary Explanation:**

FY 2005	The decrease reflects the SBIR/STTR transfer, the DOE transfer directed by P.L. 108-447 offset by an increase to realign the congressional add for Gelled Fuels and Oxidizers from OSD to DARPA for proper execution.
FY 2006	The decrease is due to undistributed reductions for Section 8125 and the 1% reduction for Section 3801: Government-wide rescission offset by congressional adds to SAFFE and Semiconductor Nanoelectronics Research.
FY 2007	Decrease reflects minor shifts in program pricing and phasing.

**(U)    Other Program Funding Summary Cost:**

- Not Applicable.

**UNCLASSIFIED**

R-1 Line Item No. 18

Page 34 of 34